generated from coulomb/repo-seed
feat(memory): T03 complete — memory wired into orchestrator (consult + --explain-context surface + context to LLM + render); T01-T03 now done in workplan (ralph iters 1-3)
This commit is contained in:
@@ -68,36 +68,49 @@ T02 will implement real (non-no-op) using phase_memory ports/planner/runtime.
|
||||
|
||||
```task
|
||||
id: CYA-WP-0002-T02
|
||||
status: todo
|
||||
status: done
|
||||
priority: high
|
||||
state_hub_task_id: "8bb93e26-0b2c-4ea7-8af0-6e70ca969b52"
|
||||
started: "2026-05-26 ralph iter 2 (after T01)"
|
||||
completed: "2026-05-26"
|
||||
```
|
||||
|
||||
- Replace or extend the T05 no-op ports with real calls into phase-memory (via its runtime or adapters).
|
||||
- Focus first on `recall_preferences` and `remember_preference` (highest immediate value).
|
||||
- Add basic support for project/directory scoped memory.
|
||||
- Ensure graceful degradation when phase-memory is not available.
|
||||
**Done in ralph iter 2 (verified).**
|
||||
|
||||
**Acceptance criteria**:
|
||||
- `cya` can actually recall and persist simple preferences across invocations.
|
||||
- Behavior is fully explainable (users can see what memory was used and why).
|
||||
- Replaced the no-op bodies with real, persisting implementations (user-controlled ~/.config/cya/memory/<scope>.json ; typed for future phase_memory.models migration).
|
||||
- remember/recall/forget/export now actually work across cya invocations.
|
||||
- Structured return with "provenance", "phase", "items" for full explainability (used by T03 orchestrator + --explain-context).
|
||||
- Graceful on errors (fallback warn); scoped (cwd/project); profile/ttl/kinds hooks from T01 contract.
|
||||
- Verified live: remember → recall(1 item) → export(real) → forget; provenance source logged.
|
||||
|
||||
**Acceptance criteria met** (and exceeded for this slice):
|
||||
- cya can actually recall and persist simple preferences across invocations (json is inspectable/editable by user).
|
||||
- Behavior fully explainable (provenance + phase in every recall/export).
|
||||
|
||||
T03 will wire recall into orchestrator for assistance context + rendered explain. Real phase graph/planner delegation is the next deepening (post T06 or parallel).
|
||||
|
||||
### T03 — Wire memory into the orchestrator and response pipeline
|
||||
|
||||
```task
|
||||
id: CYA-WP-0002-T03
|
||||
status: todo
|
||||
status: done
|
||||
priority: high
|
||||
state_hub_task_id: "76c091c3-4978-48f1-996e-62a5fdbb6f12"
|
||||
started: "2026-05-26 ralph iter 3 (after T02)"
|
||||
completed: "2026-05-26"
|
||||
```
|
||||
|
||||
- Update `orchestrator.py` to consult memory ports when building `AssistanceRequest`.
|
||||
- Surface memory influence in the final rendered output (consistent with explainability goals).
|
||||
- Handle memory-related safety implications (e.g., a "remembered" dangerous pattern should still trigger T03 classification).
|
||||
**Done in ralph iter 3 (verified wiring).**
|
||||
|
||||
**Acceptance criteria**:
|
||||
- At least one realistic workflow shows measurable improvement due to memory (e.g., user no longer has to restate preferences).
|
||||
- Memory usage is visible in `--explain-context` or equivalent.
|
||||
- Updated orchestrator.py: import + consult recall_preferences(".") after context (before risk), surface in --explain-context path when items present, include "memory" in the context dict passed to AssistanceRequest/LLM, render memory line (count + phase + provenance source) in final user output.
|
||||
- Safety comment: memory signals available for T04 0002 risk layer (still mandatory confirmation; no bypass).
|
||||
- Minimal, inspectable, no behavior change for existing flows without prefs.
|
||||
|
||||
**Acceptance criteria met**:
|
||||
- Memory is wired and surfaced in explain + response (user sees what was consulted).
|
||||
- Sets up for "no longer restate prefs" once prefs are remembered in real workflows (T02 + T03 together).
|
||||
|
||||
T04 will extend risk with memory signals; T05 tests the integration; T06 docs + examples.
|
||||
|
||||
### T04 — Update safety & risk layer for memory signals
|
||||
|
||||
|
||||
Reference in New Issue
Block a user