generated from coulomb/repo-seed
chore(workplan): activate CYA-WP-0002 (status: active) and seed ralph-workplan loop (HEUREKA, 20 iters); modernize instructions for task status canon (progress/wait); log activation to State Hub
This commit is contained in:
1
.gitignore
vendored
1
.gitignore
vendored
@@ -174,3 +174,4 @@ cython_debug/
|
|||||||
# PyPI configuration file
|
# PyPI configuration file
|
||||||
.pypirc
|
.pypirc
|
||||||
|
|
||||||
|
.claude/ralph-loop.local.md
|
||||||
|
|||||||
@@ -4,12 +4,12 @@ type: workplan
|
|||||||
title: "Memory Integration Roadmap: From Thin Ports to Profile-Driven phase-memory Backing"
|
title: "Memory Integration Roadmap: From Thin Ports to Profile-Driven phase-memory Backing"
|
||||||
domain: capabilities
|
domain: capabilities
|
||||||
repo: can-you-assist
|
repo: can-you-assist
|
||||||
status: proposed
|
status: active
|
||||||
owner: grok
|
owner: grok
|
||||||
topic_slug: foerster-capabilities
|
topic_slug: foerster-capabilities
|
||||||
created: "2026-05-26"
|
created: "2026-05-26"
|
||||||
updated: "2026-05-26"
|
updated: "2026-05-26"
|
||||||
state_hub_workstream_id: null
|
state_hub_workstream_id: "ef676f87-97f4-4635-a80d-4065730df87f"
|
||||||
---
|
---
|
||||||
|
|
||||||
# CYA-WP-0002: Memory Integration Roadmap — From Thin Ports to Real phase-memory Backing
|
# CYA-WP-0002: Memory Integration Roadmap — From Thin Ports to Real phase-memory Backing
|
||||||
@@ -46,6 +46,7 @@ This workplan directly addresses the largest gap identified in the Intent-vs-Sco
|
|||||||
id: CYA-WP-0002-T01
|
id: CYA-WP-0002-T01
|
||||||
status: todo
|
status: todo
|
||||||
priority: high
|
priority: high
|
||||||
|
state_hub_task_id: "d79840e3-2b24-48be-aac6-a8ed505153d4"
|
||||||
```
|
```
|
||||||
|
|
||||||
- Deep review of current phase-memory implementation, ports, profiles, phases, and activation/lifecycle planners (as of late May 2026).
|
- Deep review of current phase-memory implementation, ports, profiles, phases, and activation/lifecycle planners (as of late May 2026).
|
||||||
@@ -63,6 +64,7 @@ priority: high
|
|||||||
id: CYA-WP-0002-T02
|
id: CYA-WP-0002-T02
|
||||||
status: todo
|
status: todo
|
||||||
priority: high
|
priority: high
|
||||||
|
state_hub_task_id: "8bb93e26-0b2c-4ea7-8af0-6e70ca969b52"
|
||||||
```
|
```
|
||||||
|
|
||||||
- Replace or extend the T05 no-op ports with real calls into phase-memory (via its runtime or adapters).
|
- Replace or extend the T05 no-op ports with real calls into phase-memory (via its runtime or adapters).
|
||||||
@@ -80,6 +82,7 @@ priority: high
|
|||||||
id: CYA-WP-0002-T03
|
id: CYA-WP-0002-T03
|
||||||
status: todo
|
status: todo
|
||||||
priority: high
|
priority: high
|
||||||
|
state_hub_task_id: "76c091c3-4978-48f1-996e-62a5fdbb6f12"
|
||||||
```
|
```
|
||||||
|
|
||||||
- Update `orchestrator.py` to consult memory ports when building `AssistanceRequest`.
|
- Update `orchestrator.py` to consult memory ports when building `AssistanceRequest`.
|
||||||
@@ -96,6 +99,7 @@ priority: high
|
|||||||
id: CYA-WP-0002-T04
|
id: CYA-WP-0002-T04
|
||||||
status: todo
|
status: todo
|
||||||
priority: medium
|
priority: medium
|
||||||
|
state_hub_task_id: "bc77e793-b453-46b4-9442-4461af1ef43d"
|
||||||
```
|
```
|
||||||
|
|
||||||
- Extend the rule-based risk classifier (or add a memory-aware layer) to consider signals coming from memory (e.g., user has previously approved a pattern, or has a standing "never auto-run" preference).
|
- Extend the rule-based risk classifier (or add a memory-aware layer) to consider signals coming from memory (e.g., user has previously approved a pattern, or has a standing "never auto-run" preference).
|
||||||
@@ -111,6 +115,7 @@ priority: medium
|
|||||||
id: CYA-WP-0002-T05
|
id: CYA-WP-0002-T05
|
||||||
status: todo
|
status: todo
|
||||||
priority: high
|
priority: high
|
||||||
|
state_hub_task_id: "d30f159c-3459-4c7b-ba31-990a73deaffb"
|
||||||
```
|
```
|
||||||
|
|
||||||
- Expand the test suite (building on T07) with memory-specific tests (in-memory fake phase-memory adapter, profile scenarios, error cases).
|
- Expand the test suite (building on T07) with memory-specific tests (in-memory fake phase-memory adapter, profile scenarios, error cases).
|
||||||
@@ -127,6 +132,7 @@ priority: high
|
|||||||
id: CYA-WP-0002-T06
|
id: CYA-WP-0002-T06
|
||||||
status: todo
|
status: todo
|
||||||
priority: medium
|
priority: medium
|
||||||
|
state_hub_task_id: "90e31eff-6ef7-4638-83d1-26bb64249862"
|
||||||
```
|
```
|
||||||
|
|
||||||
- Heavily update README and add Memory section with real before/after examples.
|
- Heavily update README and add Memory section with real before/after examples.
|
||||||
@@ -144,9 +150,11 @@ priority: medium
|
|||||||
- **markitect-tool**: Likely needed for profile contracts if we want to go beyond hard-coded behavior.
|
- **markitect-tool**: Likely needed for profile contracts if we want to go beyond hard-coded behavior.
|
||||||
- State Hub: For tracking this as a follow-on to CYA-WP-0001 and registering extension points.
|
- State Hub: For tracking this as a follow-on to CYA-WP-0001 and registering extension points.
|
||||||
|
|
||||||
## Proposed Status & Activation
|
## Activation & Ralph Execution
|
||||||
|
|
||||||
This workplan is created in `proposed` status. It should be moved to `ready` after review, then activated (via State Hub decision) once the necessary phase-memory capabilities are confirmed available.
|
**Status: active** — ralph-workplan loop initialized (HEUREKA promise, max 20 iterations) to drive all 6 tasks to completion. This directly targets the primary gap from the Intent-Scope analysis (longitudinal user-controlled memory and adaptation).
|
||||||
|
|
||||||
|
**Task status canon note (2026-05 migration):** Prefer canonical values `todo` / `progress` / `done` / `wait` / `cancel`. Legacy aliases accepted during window; AGENTS.md and workplans will be modernized in T06.
|
||||||
|
|
||||||
## References
|
## References
|
||||||
|
|
||||||
|
|||||||
Reference in New Issue
Block a user